Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add ARM encoding group IF_SVE_CI_3A #97808

Merged
merged 1 commit into from
Feb 2, 2024

Conversation

snickolls-arm
Copy link
Contributor

Adds support for emitting trn[1/2], zip[1/2] and uzp[1/2] instructions.

Matching capstone:

trn1 p1.b, p3.b, p4.b
trn2 p5.h, p2.h, p7.h
uzp1 p0.s, p0.s, p0.s
uzp2 p0.d, p0.d, p0.d
zip1 p0.b, p0.b, p0.b
zip2 p0.h, p0.h, p0.h

Contribute towards #94549.

@ghost ghost added the community-contribution Indicates that the PR has been added by a community member label Feb 1, 2024
@dotnet-issue-labeler dotnet-issue-labeler bot added the area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI label Feb 1, 2024
@ghost
Copy link

ghost commented Feb 1, 2024

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Issue Details

Adds support for emitting trn[1/2], zip[1/2] and uzp[1/2] instructions.

Matching capstone:

trn1 p1.b, p3.b, p4.b
trn2 p5.h, p2.h, p7.h
uzp1 p0.s, p0.s, p0.s
uzp2 p0.d, p0.d, p0.d
zip1 p0.b, p0.b, p0.b
zip2 p0.h, p0.h, p0.h

Contribute towards #94549.

Author: snickolls-arm
Assignees: -
Labels:

area-CodeGen-coreclr, community-contribution

Milestone: -

@snickolls-arm
Copy link
Contributor Author

@dotnet-policy-service agree company="Arm"

@snickolls-arm
Copy link
Contributor Author

@a74nh @kunalspathak @dotnet/arm64-contrib

@snickolls-arm snickolls-arm marked this pull request as ready for review February 1, 2024 13:51
@kunalspathak kunalspathak added the arm-sve Work related to arm64 SVE/SVE2 support label Feb 2, 2024
Copy link
Contributor

@a74nh a74nh left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This LGTM. Thanks!

Copy link
Member

@amanasifkhalid amanasifkhalid left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM, thank you!

@@ -1089,6 +1089,14 @@ void emitter::emitInsSanityCheck(instrDesc* id)
assert(isValidUimm4From1(emitGetInsSC(id)));
break;

case IF_SVE_CI_3A: // ........xx..MMMM .......NNNN.DDDD -- SVE permute predicate elements
elemsize = id->idOpSize();
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Doesn't have to be done for this PR, but we should come back and clean up all these unused elemsize locals (and maybe update the tool to not emit them @kunalspathak).

@amanasifkhalid amanasifkhalid merged commit 81a89cc into dotnet:main Feb 2, 2024
129 checks passed
@github-actions github-actions bot locked and limited conversation to collaborators Mar 4, 2024
@snickolls-arm snickolls-arm deleted the github-IF_SVE_CI_3A branch January 17, 2025 16:07
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI arm-sve Work related to arm64 SVE/SVE2 support community-contribution Indicates that the PR has been added by a community member
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants