Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

pre-commit: test PR87935 #600

Closed
wants to merge 2 commits into from
Closed

pre-commit: test PR87935 #600

wants to merge 2 commits into from

Conversation

dtcxzyw
Copy link
Owner

@dtcxzyw dtcxzyw commented May 11, 2024

Copy link
Contributor

baseline: llvm/llvm-project@504cf55
patch: llvm/llvm-project#87935
sha256: f5cfdcb1cd9d7f868f1cce6aa54d766f5b48b46ede60f22994c586d0285f8071
commit: d53f1c5
2345 files changed, 1491396 insertions(+), 1512016 deletions(-)
d53f1c5 pre-commit: Update
bench/abc/optimized/abcAig.c.ll
bench/abc/optimized/abcLut.c.ll
bench/abc/optimized/abcMinBase.c.ll
bench/abc/optimized/abcObj.c.ll
bench/abc/optimized/abcRewrite.c.ll
bench/abc/optimized/abcSweep.c.ll
bench/abc/optimized/absRefSelect.c.ll
bench/abc/optimized/absRpm.c.ll
bench/abc/optimized/acbPush.c.ll
bench/abc/optimized/bmcClp.c.ll
bench/abc/optimized/bmcMaj3.c.ll
bench/abc/optimized/cuddGenCof.c.ll
bench/abc/optimized/darCore.c.ll
bench/abc/optimized/dauGia.c.ll
bench/abc/optimized/exorBits.c.ll
bench/abc/optimized/extraBddMisc.c.ll
bench/abc/optimized/giaDup.c.ll
bench/abc/optimized/ioReadEqn.c.ll
bench/abc/optimized/llb2Flow.c.ll
bench/abc/optimized/nwkMerge.c.ll
bench/abc/optimized/rwrEva.c.ll
bench/abc/optimized/sbdCut2.c.ll
bench/abc/optimized/sfmArea.c.ll
bench/abc/optimized/verCore.c.ll
bench/abseil-cpp/optimized/charconv_bigint.cc.ll
bench/abseil-cpp/optimized/crc.cc.ll
bench/abseil-cpp/optimized/flat_hash_map_test.cc.ll
bench/abseil-cpp/optimized/float_conversion.cc.ll
bench/abseil-cpp/optimized/generators_test.cc.ll
bench/abseil-cpp/optimized/numbers.cc.ll
bench/abseil-cpp/optimized/str_replace_test.cc.ll
bench/arrow/optimized/array_dict.cc.ll
bench/arrow/optimized/bignum.cc.ll
bench/arrow/optimized/compare_internal.cc.ll
bench/arrow/optimized/fixed-dtoa.cc.ll
bench/arrow/optimized/grouper.cc.ll
bench/arrow/optimized/row_encoder.cc.ll
bench/arrow/optimized/scalar_cast_string.cc.ll
bench/arrow/optimized/type.cc.ll
bench/arrow/optimized/vector_hash.cc.ll
bench/arrow/optimized/vector_selection.cc.ll
bench/assimp/optimized/Assimp.cpp.ll
bench/assimp/optimized/FBXConverter.cpp.ll
bench/assimp/optimized/LWOLoader.cpp.ll
bench/bullet3/optimized/btGImpactBvh.ll
bench/bullet3/optimized/btGImpactCollisionAlgorithm.ll
bench/bullet3/optimized/btGImpactShape.ll
bench/bullet3/optimized/btTriangleShapeEx.ll
bench/c3c/optimized/llvm_codegen_debug_info.c.ll
bench/c3c/optimized/sema_expr.c.ll
bench/c3c/optimized/types.c.ll
bench/casadi/optimized/nvector_serial.c.ll
bench/clamav/optimized/infblock.c.ll
bench/clamav/optimized/lzwdec.c.ll
bench/cmake/optimized/archive_read_support_format_7zip.c.ll
bench/cmake/optimized/cmArgumentParser.cxx.ll
bench/cmake/optimized/cmCMakePathCommand.cxx.ll
bench/cmake/optimized/cmCacheManager.cxx.ll
bench/cmake/optimized/cmCurl.cxx.ll
bench/cmake/optimized/cmFileAPI.cxx.ll
bench/cmake/optimized/cmMakefileTargetGenerator.cxx.ll
bench/cmake/optimized/cmNinjaTargetGenerator.cxx.ll
bench/cmake/optimized/cmPolicies.cxx.ll
bench/cmake/optimized/cmSourceFileLocation.cxx.ll
bench/cmake/optimized/cmTargetCompileDefinitionsCommand.cxx.ll
bench/cmake/optimized/core.c.ll
bench/cmake/optimized/cpack.cxx.ll
bench/coreutils-rs/optimized/4dx3xgc2q0yp2q7n.ll
bench/cpython/optimized/codeobject.ll
bench/cpython/optimized/mpdecimal.ll
bench/cpython/optimized/obmalloc.ll
bench/cpython/optimized/xmltok.ll
bench/cvc5/optimized/resource_manager.cpp.ll
bench/darktable/optimized/CameraMetaData.cpp.ll
bench/darktable/optimized/SonyArw1Decompressor.cpp.ll
bench/delta-rs/optimized/2braxl0lj34anf5z.ll
bench/delta-rs/optimized/4zvphat0q9a964bz.ll
bench/diesel-rs/optimized/1d6yrclfdvavot4r.ll
bench/diesel-rs/optimized/2phdoksmzkii6al2.ll
bench/diesel-rs/optimized/3nv3xphjbq527f6u.ll
bench/duckdb/optimized/ub_duckdb_common_types.cpp.ll
bench/duckdb/optimized/ub_duckdb_storage_compression_chimp.cpp.ll
bench/eastl/optimized/EAString.cpp.ll
bench/entt/optimized/sparse_set.cpp.ll
bench/folly/optimized/EventBaseLocal.cpp.ll
bench/folly/optimized/FunctionScheduler.cpp.ll
bench/folly/optimized/IOBuf.cpp.ll
bench/git/optimized/checkout.ll
bench/git/optimized/column.ll
bench/git/optimized/commit-graph.ll
bench/git/optimized/graph.ll
bench/git/optimized/http-walker.ll
bench/git/optimized/lockfile.ll
bench/git/optimized/log.ll
bench/git/optimized/path.ll
bench/git/optimized/repack.ll
bench/git/optimized/revision.ll
bench/git/optimized/trace2.ll
bench/glog/optimized/signalhandler.cc.ll

@@ -259,7 +259,7 @@ Abc_Clock.exit166: ; preds = %Abc_Clock.exit164,
%123 = load i64, ptr %83, align 8
%124 = lshr i64 %123, 56
%125 = trunc nuw nsw i64 %124 to i32
%.not197 = icmp eq i32 %125, 0
%.not197 = icmp ult i64 %123, 72057594037927936
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

br i1 %cmp203.i.i.i, label %for.body21.preheader.i.i.i, label %_ZL21XXH3_len_129to240_64bPKhmS0_mm.exit.i.i

for.body21.preheader.i.i.i: ; preds = %for.end.i.i.i
%div25.i.i.i = lshr i64 %length, 4
%conv.i.i.i = trunc nuw i64 %length to i32
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

%conv.i.i.i = trunc nuw i64 %length to i32
%div25.i.i.i = lshr i32 %conv.i.i.i, 4
%umax.i.i.i = tail call i32 @llvm.umax.i32(i32 %div25.i.i.i, i32 9)
%wide.trip.count.i.i.i = zext nneg i32 %umax.i.i.i to i64
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

@@ -301,7 +301,8 @@ llvm_debug_current_scope.exit.i: ; preds = %.critedge.i.i, %26
store i64 %7, ptr %33, align 8
%34 = getelementptr inbounds i8, ptr %0, i64 40
%35 = load ptr, ptr %34, align 8
%36 = tail call i32 @llvm.umax.i32(i32 %.sroa.4.0.extract.trunc.i, i32 1)
%.not30.i = icmp ult i64 %7, 4294967296
%36 = select i1 %.not30.i, i32 1, i32 %.sroa.4.0.extract.trunc.i
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

if.then21.i: ; preds = %for.end.i
if.else19.i: ; preds = %for.end.i
%cmp20.i = icmp ugt i64 %indvars.iv.i, 1
br i1 %cmp20.i, label %if.then21.i, label %if.end25.i
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

@@ -5131,7 +5131,8 @@ while.body995.lr.ph: ; preds = %if.end990
%ref_message_ids1011 = getelementptr inbounds i8, ptr %rev, i64 456
%file1056 = getelementptr inbounds i8, ptr %rev, i64 1920
%mime_boundary1057 = getelementptr inbounds i8, ptr %rev, i64 352
%294 = and i64 %indvars.iv384, 2147483647
%sext396 = shl i64 %indvars.iv384, 32
%294 = ashr exact i64 %sext396, 32
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

%arrayidx3.i = getelementptr inbounds [16 x [3 x %"class.icu_75::UnicodeString"]], ptr %fieldDisplayNames.i, i64 0, i64 %4, i64 %width.1
%12 = load ptr, ptr %dtpg, align 8
%fieldDisplayNames.i = getelementptr inbounds i8, ptr %12, i64 1288
%idxprom.i = and i64 %indvars.iv15.i, 4294967295
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

br i1 %487, label %.lr.ph469.i, label %._crit_edge470.i

.lr.ph469.i: ; preds = %_ZN4ofbxL19getTriCountFromPolyERKSt6vectorIiSaIiEEPi.exit.i
%smax.i = call i32 @llvm.smax.i32(i32 %indvars1010.le, i32 1)
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

%or.cond = icmp ult i32 %27, 2
%cmp36 = icmp ult i64 %call14, 4294967296
%cmp37 = icmp eq i64 %ref.tmp.sroa.318.0.extract.shift, 4294967295
%or.cond = or i1 %cmp36, %cmp37
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

@@ -3283,7 +3283,8 @@ define internal fastcc noundef ptr @timesub(ptr nocapture noundef readonly %0, i
51: ; preds = %.critedge
%52 = sdiv i64 %.074, 366
%53 = trunc nsw i64 %52 to i32
%54 = icmp eq i32 %53, 0
%.074.off = add nsw i64 %.074, 365
%54 = icmp ult i64 %.074.off, 731
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

br i1 %132, label %.thread, label %_ZN8unscanny7Scanner3eat17h7eda3949b49f0e96E.exit.thread
%133 = icmp eq i64 %.sroa.510.0.extract.shift, 1114112
%or.cond38 = or i1 %132, %133
br i1 %or.cond38, label %.thread, label %_ZN8unscanny7Scanner3eat17h7eda3949b49f0e96E.exit.thread
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

br i1 %146, label %152, label %142
%.not29 = icmp eq i64 %.sroa.514.0.extract.shift, 1114112
%.not = or i1 %.not29, %146
br i1 %.not, label %152, label %142
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

%conv = zext i32 %0 to i64
%sub.i = add nsw i64 %conv, -1
%div.i.lhs.trunc = trunc i64 %sub.i to i32
%div.i11 = udiv i32 %div.i.lhs.trunc, 10
Copy link
Owner Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Regression.

@dtcxzyw dtcxzyw force-pushed the main branch 9 times, most recently from 296115f to 7225cd8 Compare September 17, 2024 07:23
@dtcxzyw dtcxzyw closed this Oct 22, 2024
@dtcxzyw dtcxzyw deleted the test-pr87935 branch October 22, 2024 12:04
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant