Skip to content

@RapidSilicon Rapid Silicon

Change the repository type filter

All

    Repositories list

    10 repositories

    • renode-infrastructure_rs

      Public
      embedded-sw
      C#
      •141•0•0•0•Updated Sep 9, 2024Sep 9, 2024

    • renode_rs

      Public
      Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems
      embedded-sw
      RobotFramework
      •
      Other
      •308•0•0•0•Updated Aug 20, 2024Aug 20, 2024

    • OpenFPGA2

      Public
      An Open-source FPGA IP Generator
      Verilog
      •
      MIT License
      •166•0•0•0•Updated Feb 26, 2024Feb 26, 2024

    • vtr-verilog-to-routing_1.5

      Public archive
      update for vpr_1.5
      C++
      •
      Other
      •403•0•0•0•Updated Jun 28, 2023Jun 28, 2023

    • qemu-rs

      Public
      Rapid Silicon fork of the Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.
      C
      •
      Other
      •5.8k•0•0•0•Updated Sep 27, 2022Sep 27, 2022

    • CFU-comefa

      Public
      Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).
      Verilog
      •
      Apache License 2.0
      •138•0•0•0•Updated Aug 8, 2022Aug 8, 2022

    • spydrnet-physical-rs

      Public archive
      This is a SpyDrNet Plugin for a physical design related transformations
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •4•0•0•0•Updated Jul 25, 2022Jul 25, 2022

    • spydrnet-rs

      Public archive
      A flexible framework for analyzing and transforming FPGA netlists. Official repository.
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •22•3•0•0•Updated May 9, 2022May 9, 2022

    • OpenFPGA

      Public archive
      An Open-source FPGA IP Generator
      C
      •
      MIT License
      •166•1•0•0•Updated Apr 8, 2022Apr 8, 2022

    • FPGA_Perf_Check

      Public archive
      Verilog
      •0•0•0•0•Updated Jul 29, 2021Jul 29, 2021